A simple and fast process for micro-electromechanical (MEM) resonators with deep sub-micron transduction gaps in thin SOI is presented in this paper. Thin SOI wafers are important for advanced CMOS technology and thus are evaluated as resonator substrates for future cointegration with CMOS circuitry on a single chip. As the transduction capacitance scales with the resonator thickness, it is important to fabricate deep sub-micron trenches in order to achieve a good capacitive coupling. Through the combination of conventional UVlithography and focused ion beam (FIB) milling the process needs only two lithography steps, enabling therefore a way for fast prototyping of MEM-resonators. Different FIB parameters and etching parameters are compared in this paper and their effect on the process are reported.
INTRODUCTION
Silicon micro-electromechanical (MEM) resonators have shown performances comparable to those of quartz resonators [1, 2] but they offer higher levels of integration in electronic circuits. The research effort for these devices is currently focused on rather thick layers combined with deep sub-micron gaps (also referred to as nanogaps), as this allows reduction of the resonator's equivalent resistance, which is given for small amplitudes [1] . In the above statement, k and m are the effective spring constant and the effective mass, Q is the resonators quality factor, V P is the applied polarization voltage and ε 0 is the free space permittivity. The dimensions of the transduction gap are the height (h) and the width (w) of the electrode and g is the gap dimension. Different fabrication processes have been proposed to create nanogap resonators in thick SOI [3, 4] , achieving good resonator performance. To further pursue the integration of MEMS and CMOS in the perspective of the decreasing SOI thickness currently used with state of the art CMOS technologies, we evaluated the fabrication of MEMS resonators in thin SOI. This type of substrate seems extremely promising to profit from the most advanced CMOS and MEMS technology at the same time. A fabrication process is proposed to produce single crystalline silicon MEMS resonators with gaps as smaller than 100nm.
DEVICE DESCRIPTION AND FABRICATION

Design
Figure 1: Schematic view of a resonator with capacitive detection.
Square resonators with support in all four corners have been designed, for higher mechanical stability. The energy conversion between the electrical and the mechanical domain is done with electrostatic transduction gaps. Different designs are tested with either 2 or 3 electrodes. The gap dimension is important, as it influences directly the motional resistance and the DC bias needed to excite the resonator. The resonators are designed to vibrate in a Lamé-mode and the resonance frequencies simulated with ANSYS ® are given in Table 1 . With the given electrode configuration, it is also possible to excite a square extensional mode, where all four sides are moving in phase, but such a mode has no nodal point on the circumference and its performance is not optimized. To simplify the FIB milling step, all designs were composed only of straight lines, as our FIB equipment did not allow to create rounded shapes easily. 
Processflow
Thin SOI wafers with a buried oxide thickness of 400 nm and a SOI device layer of 340 nm were used. The SOI wafer is heavily doped with Phosphor to achieve good electrical contact. Then a thermal oxide is grown on top, which will serve as stop layer for the FIB milling and as hardmask for the silicon etching.
The fabrication is based upon a combination of standard UV lithography with a resolution of 800 nm and subsequent FIB milling of the photoresist to fabricate single crystalline silicon resonators and electrodes with a single mask step. A 500 nm thin photoresist (Shipley, S1805) was coated on the wafer and patterned by UV lithography (Figure 1a) . The resist was then locally milled away to create gaps in the order of 50 nm to 100 nm ( Figure 2b and Figure 3 ). As it can be seen in Figure 3a , the FIB milling has been optimized to stop the Ga+-Ions in the silicon dioxide layer and avoid Ga-contamination of the SOI device layer. This is important in order to avoid local masking effects that can occur during the reactive ion etching and to keep the option for additional electrical functionality. Reactive ion etching was used to transfer the patterns created by UV-lithography and FIB into the silicon dioxide hard mask during the same etch step. In the following silicon etch (Figure 1c and Figure 4) , two different etch processes (chlorine or fluorine chemistry) were compared with respect to their possible influence on the gap size. After the patterning of the silicon, the silicon dioxide hardmask was removed with a short BHF 7:1 etch. AlSi 1% was sputter deposited onto a two-layer liftoff resist (Microchem LOR5A; Shipley S1813) to create the contacts on the pads (Figure 1d ). The metal layer was annealed at 425°C. Finally the resonators are released using silox (pad etch) to etch the buried oxide under the resonator away (Figure 1e ) without etching the metal layer, followed by a CO 2 supercritical drying step.
FOCUSSED ION BEAM MILLING
The combination of the appropriate FIB milling parameters together with a suitable etch process is a key element for rapid prototyping of nanostructures. This approach is interesting for validation of new nanogaps MEMS devices, but has its limitations for high throughput applications. We tested Ga+-Ion milling with and without H 2 O enhancement [5] . The tests have been performed on a FEI Nova 600 Nanolab, a SEM / FIB dualbeam systems which is also equipped with a gas injection system (GIS). Preliminary tests were done to determine ideal tradeoff between beam current and resulting size of the nanogaps in the resist. The theoretical minimal beam diameter is depending on the beam current and a smaller current is therefore promising a narrower gap, but a small current is also increasing the milling time and therefore slowing down the whole process. For our experiments, a tradeoff between time and resolution has been found with an ion current of 50 pA at 30 keV acceleration voltage (theoretical beam diameter of 19 nm) and used throughout all experiments. Once the milling current was fixed, the milling time was adjusted so to stop precisely in the silicon dioxide layer to 
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avoid Ga contamination of the silicon layer. On the FEI dualbeam machine interface, time is automatically calculated as a function of surface and depth (milling volume), therefore we indicate all timescales as an equivalent depth for a single line (beam overlap is 50 %, dwelling time is 1 μs).
SRIM (http://www.srim.org/) simulation of Ga+ ions in a silicon-dioxide layer results in a stopping range of 274 A and shows that all ions are stopped within approximately 600 A. It seems therefore safe to stop the ion milling within the first 100 nm, to assure Ga free silicon device layer. The result of a milling test for equivalent depth of 700, 800 and 900 nm (in silicon) are shown in Figure 3a , where 800 nm was chosen to be suitable for the process.
FIB milling with H2O
The GIS enables the use of different gases for either deposition or etching. A selective carbon milling (Magnesium Sulfate Heptahydrate) process is compared to the conventional milling technique. The effect of the selective carbon milling seems to depend upon the product of the sputtered material and H 2 O. The result is an increased milling efficiency of Ga+-ions on carbon containing materials (thus polymers also) and at the same time a reduction of the milling efficiency on SiO 2 . With this technique and an ion beam current of 50 pA, the equivalent depth could be reduced to 500 nm. It has been noted that the aspect ratio of the H 2 O enhanced milling is strongly reduced, as can be seen in Figure 3b .
Charging and edge effects
Charging has been an additional difficulty in this process, as the Ga+-ion beam is drifting away from its initial position during the milling. This drift is time and current dependent, but it could effectively be canceled with a strong electron current from a separate electron gun. Two types of problems occurred at the photoresist edge.
The photoresist sidewall has an angle of approximately 45° (in a cross-section), making it difficult to align the nanogaps precisely. Small overlaps of the designed gap with the sidewall were leading to shortcuts between the resonator and the electrodes. To reduce this problem, small circles or triangles were added on the resist edge. The second effect also appeared on the edge of the resist along the milled nanogaps. As can be seen on the figure 5b, the gap is thinning towards the end, but this effect was also reduced, although not completely avoided, with the added structures. a b Figure 4 : Topview of a nanogaps after silicon dioxide etching without (a) and with an added triangle (b).
These two problems did not occur with the H 2 O enhanced FIB milling. In fact, due to the reduced thickness at the edge of the resist, this type of milling resulted in a slightly increased gap, leading to a smooth transition between the gap and the open area.
NANOGAP ETCHING
The transfer of the photoresist mask into the silicon dioxide was done using SF 6 based SiO 2 dry etching process, with a selectivity of 1:1 and an etch speed of 280 nm/min. This etch step did not show any dependence on the Ga ion concentration in the SiO 2 layer. (Figure 4a ). The gap is much wider than expected over half of the resonator layer.
The chlorine etching process was successfully used to transfer the larger gaps, created by H 2 O enhanced FIB, into to the SOI device layer. A cross section showing the gap profile is shown in Figure 4b . Gaps with widths of clearly less than 100nm and almost vertical sidewalls have been created with this process. The resulting thin SOI MEMS resonator with nanogaps is shown in Figure  6 . 
